mirror/hekate
1
0
Fork 0
mirror of https://github.com/CTCaer/hekate.git synced 2025-03-10 19:13:32 +00:00
Code Issues Projects Releases Wiki Activity
hekate/modules/hekate_libsys_minerva
History
CTCaer 8ce5d55eb8 mtc: Confine RAM OC completely inside minerva 
Enabling OVERCLOCK_FREQ takes care of everything without the need of changing minerva caller.
2021-01-03 14:37:39 +02:00
..
Makefile
Add proper make prints for modules
2020-07-18 01:36:16 +03:00
mtc_mc_emc_regs.h
minerva: Update to v1.2 and use only integers
2019-12-04 21:46:33 +02:00
mtc_switch_tables.h
mtc: Name sdram ids
2020-06-14 17:39:39 +03:00
mtc_table.h
mtc: Refactor various types
2021-01-03 14:33:56 +02:00
mtc.h
sc7: Add T210B01 SC7/LP0 (deep sleep) support
2020-06-26 19:00:30 +03:00
README.md
refactor: Remove all unwanted whitespace
2019-10-18 18:02:06 +03:00
sys_sdrammtc.c
mtc: Confine RAM OC completely inside minerva
2021-01-03 14:37:39 +02:00
types.h
Minerva our DRAM trainer
2018-11-04 03:15:32 +02:00

README.md

Minerva Training Cell

Custom Nvidia Tegra X1 DRAM trainer.

For more, check Here.

Minerva Training Cell (c) 2018 CTCaer.

/* Pain... And suffering. */