mirror/tinyusb
1
0
Fork 0
mirror of https://github.com/hathach/tinyusb.git synced 2025-02-21 03:40:52 +00:00
Code Issues Packages Projects Releases Wiki Activity

only clean/invalidate dcache on imxrt if memory is not in DTCM

Browse Source
This commit is contained in:
hathach 2023-05-19 10:56:52 +07:00
parent f22d8ee3b9
commit f26a93908e
No known key found for this signature in database
GPG Key ID: F5D50C6D51D17CBA
1 changed files with 13 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

15
src/portable/chipidea/ci_hs/hcd_ci_hs.c
View File

@ -42,17 +42,28 @@
#if CFG_TUSB_MCU == OPT_MCU_MIMXRT
#include "ci_hs_imxrt.h"
// check if memory is cacheable i.e not in DTCM
TU_ATTR_ALWAYS_INLINE static inline bool is_cache_mem(uint32_t addr) {
return !(0x20000000 <= addr && addr < 0x20100000);
}
void hcd_dcache_clean(void* addr, uint32_t data_size) {
SCB_CleanDCache_by_Addr((uint32_t*) addr, (int32_t) data_size);
if (is_cache_mem((uint32_t) addr)) {
SCB_CleanDCache_by_Addr((uint32_t *) addr, (int32_t) data_size);
}
}
void hcd_dcache_invalidate(void* addr, uint32_t data_size) {
SCB_InvalidateDCache_by_Addr(addr, (int32_t) data_size);
if (is_cache_mem((uint32_t) addr)) {
SCB_InvalidateDCache_by_Addr(addr, (int32_t) data_size);
}
}
void hcd_dcache_clean_invalidate(void* addr, uint32_t data_size) {
if (is_cache_mem((uint32_t) addr)) {
SCB_CleanInvalidateDCache_by_Addr(addr, (int32_t) data_size);
}
}
#elif TU_CHECK_MCU(OPT_MCU_LPC18XX, OPT_MCU_LPC43XX)
#include "ci_hs_lpc18_43.h"