mirror of
https://github.com/hathach/tinyusb.git
synced 2025-03-25 10:43:44 +00:00
stm32f4: Refactor IN and OUT endpoint interrupt handling into their own functions.
This commit is contained in:
parent
f43161353c
commit
c95ad426c6
@ -553,40 +553,7 @@ static void read_rx_fifo(USB_OTG_OUTEndpointTypeDef * out_ep) {
|
||||
}
|
||||
}
|
||||
|
||||
void OTG_FS_IRQHandler(void) {
|
||||
USB_OTG_DeviceTypeDef * dev = DEVICE_BASE;
|
||||
USB_OTG_OUTEndpointTypeDef * out_ep = OUT_EP_BASE;
|
||||
USB_OTG_INEndpointTypeDef * in_ep = IN_EP_BASE;
|
||||
|
||||
uint32_t int_status = USB_OTG_FS->GINTSTS;
|
||||
|
||||
if(int_status & USB_OTG_GINTSTS_USBRST) {
|
||||
// USBRST is start of reset.
|
||||
USB_OTG_FS->GINTSTS = USB_OTG_GINTSTS_USBRST;
|
||||
bus_reset();
|
||||
}
|
||||
|
||||
if(int_status & USB_OTG_GINTSTS_ENUMDNE) {
|
||||
// ENUMDNE detects speed of the link. For full-speed, we
|
||||
// always expect the same value. This interrupt is considered
|
||||
// the end of reset.
|
||||
USB_OTG_FS->GINTSTS = USB_OTG_GINTSTS_ENUMDNE;
|
||||
end_of_reset();
|
||||
dcd_event_bus_signal(0, DCD_EVENT_BUS_RESET, true);
|
||||
}
|
||||
|
||||
if(int_status & USB_OTG_GINTSTS_SOF) {
|
||||
USB_OTG_FS->GINTSTS = USB_OTG_GINTSTS_SOF;
|
||||
dcd_event_bus_signal(0, DCD_EVENT_SOF, true);
|
||||
}
|
||||
|
||||
if(int_status & USB_OTG_GINTSTS_RXFLVL) {
|
||||
read_rx_fifo(out_ep);
|
||||
}
|
||||
|
||||
// OUT endpoint interrupt handling.
|
||||
if(int_status & USB_OTG_GINTSTS_OEPINT) {
|
||||
|
||||
static void handle_epout_ints(USB_OTG_DeviceTypeDef * dev, USB_OTG_OUTEndpointTypeDef * out_ep) {
|
||||
// DAINT for a given EP clears when DOEPINTx is cleared.
|
||||
// OEPINT will be cleared when DAINT's out bits are cleared.
|
||||
for(int n = 0; n < 4; n++) {
|
||||
@ -621,9 +588,7 @@ void OTG_FS_IRQHandler(void) {
|
||||
}
|
||||
}
|
||||
|
||||
// IN endpoint interrupt handling.
|
||||
if(int_status & USB_OTG_GINTSTS_IEPINT) {
|
||||
|
||||
static void handle_epin_ints(USB_OTG_DeviceTypeDef * dev, USB_OTG_INEndpointTypeDef * in_ep) {
|
||||
// DAINT for a given EP clears when DIEPINTx is cleared.
|
||||
// IEPINT will be cleared when DAINT's out bits are cleared.
|
||||
for(uint8_t n = 0; n < 4; n++) {
|
||||
@ -645,6 +610,47 @@ void OTG_FS_IRQHandler(void) {
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
void OTG_FS_IRQHandler(void) {
|
||||
USB_OTG_DeviceTypeDef * dev = DEVICE_BASE;
|
||||
USB_OTG_OUTEndpointTypeDef * out_ep = OUT_EP_BASE;
|
||||
USB_OTG_INEndpointTypeDef * in_ep = IN_EP_BASE;
|
||||
|
||||
uint32_t int_status = USB_OTG_FS->GINTSTS;
|
||||
|
||||
if(int_status & USB_OTG_GINTSTS_USBRST) {
|
||||
// USBRST is start of reset.
|
||||
USB_OTG_FS->GINTSTS = USB_OTG_GINTSTS_USBRST;
|
||||
bus_reset();
|
||||
}
|
||||
|
||||
if(int_status & USB_OTG_GINTSTS_ENUMDNE) {
|
||||
// ENUMDNE detects speed of the link. For full-speed, we
|
||||
// always expect the same value. This interrupt is considered
|
||||
// the end of reset.
|
||||
USB_OTG_FS->GINTSTS = USB_OTG_GINTSTS_ENUMDNE;
|
||||
end_of_reset();
|
||||
dcd_event_bus_signal(0, DCD_EVENT_BUS_RESET, true);
|
||||
}
|
||||
|
||||
if(int_status & USB_OTG_GINTSTS_SOF) {
|
||||
USB_OTG_FS->GINTSTS = USB_OTG_GINTSTS_SOF;
|
||||
dcd_event_bus_signal(0, DCD_EVENT_SOF, true);
|
||||
}
|
||||
|
||||
if(int_status & USB_OTG_GINTSTS_RXFLVL) {
|
||||
read_rx_fifo(out_ep);
|
||||
}
|
||||
|
||||
// OUT endpoint interrupt handling.
|
||||
if(int_status & USB_OTG_GINTSTS_OEPINT) {
|
||||
handle_epout_ints(dev, out_ep);
|
||||
}
|
||||
|
||||
// IN endpoint interrupt handling.
|
||||
if(int_status & USB_OTG_GINTSTS_IEPINT) {
|
||||
handle_epin_ints(dev, in_ep);
|
||||
}
|
||||
}
|
||||
|
||||
#endif
|
||||
|
Loading…
x
Reference in New Issue
Block a user