mirror of
https://github.com/RPCS3/rpcs3.git
synced 2025-01-30 21:32:50 +00:00
Add additional NV4097 methods to gcm_printing
This commit is contained in:
parent
b45d6fee2d
commit
ff8a94714f
@ -11,8 +11,11 @@ namespace
|
||||
{NV406E_SEMAPHORE_OFFSET, "NV406E_SEMAPHORE_OFFSET"},
|
||||
{NV406E_SEMAPHORE_ACQUIRE, "NV406E_SEMAPHORE_ACQUIRE"},
|
||||
{NV406E_SEMAPHORE_RELEASE, "NV406E_SEMAPHORE_RELEASE"},
|
||||
{NV4097_NO_OPERATION, "NV4097_NO_OPERATION"}, {NV4097_NOTIFY, "NV4097_NOTIFY"},
|
||||
{NV4097_WAIT_FOR_IDLE, "NV4097_WAIT_FOR_IDLE"}, {NV4097_PM_TRIGGER, "NV4097_PM_TRIGGER"},
|
||||
{NV4097_SET_OBJECT, "NV4097_SET_OBJECT"},
|
||||
{NV4097_NO_OPERATION, "NV4097_NO_OPERATION"},
|
||||
{NV4097_NOTIFY, "NV4097_NOTIFY"},
|
||||
{NV4097_WAIT_FOR_IDLE, "NV4097_WAIT_FOR_IDLE"},
|
||||
{NV4097_PM_TRIGGER, "NV4097_PM_TRIGGER"},
|
||||
{NV4097_SET_CONTEXT_DMA_NOTIFIES, "NV4097_SET_CONTEXT_DMA_NOTIFIES"},
|
||||
{NV4097_SET_CONTEXT_DMA_A, "NV4097_SET_CONTEXT_DMA_A"},
|
||||
{NV4097_SET_CONTEXT_DMA_B, "NV4097_SET_CONTEXT_DMA_B"},
|
||||
@ -46,6 +49,9 @@ namespace
|
||||
{NV4097_SET_SURFACE_COLOR_COFFSET, "NV4097_SET_SURFACE_COLOR_COFFSET"},
|
||||
{NV4097_SET_SURFACE_COLOR_DOFFSET, "NV4097_SET_SURFACE_COLOR_DOFFSET"},
|
||||
{NV4097_SET_WINDOW_OFFSET, "NV4097_SET_WINDOW_OFFSET"},
|
||||
{NV4097_SET_WINDOW_CLIP_TYPE, "NV4097_SET_WINDOW_CLIP_TYPE"},
|
||||
{NV4097_SET_WINDOW_CLIP_HORIZONTAL, "NV4097_SET_WINDOW_CLIP_HORIZONTAL"},
|
||||
{NV4097_SET_WINDOW_CLIP_VERTICAL, "NV4097_SET_WINDOW_CLIP_VERTICAL"},
|
||||
{NV4097_SET_DITHER_ENABLE, "NV4097_SET_DITHER_ENABLE"},
|
||||
{NV4097_SET_ALPHA_TEST_ENABLE, "NV4097_SET_ALPHA_TEST_ENABLE"},
|
||||
{NV4097_SET_ALPHA_FUNC, "NV4097_SET_ALPHA_FUNC"},
|
||||
@ -81,8 +87,10 @@ namespace
|
||||
{NV4097_SET_DEPTH_BOUNDS_TEST_ENABLE, "NV4097_SET_DEPTH_BOUNDS_TEST_ENABLE"},
|
||||
{NV4097_SET_DEPTH_BOUNDS_MIN, "NV4097_SET_DEPTH_BOUNDS_MIN"},
|
||||
{NV4097_SET_DEPTH_BOUNDS_MAX, "NV4097_SET_DEPTH_BOUNDS_MAX"},
|
||||
{NV4097_SET_CLIP_MIN, "NV4097_SET_CLIP_MIN"}, {NV4097_SET_CLIP_MAX, "NV4097_SET_CLIP_MAX"},
|
||||
{NV4097_SET_CONTROL0, "NV4097_SET_CONTROL0"}, {NV4097_SET_LINE_WIDTH, "NV4097_SET_LINE_WIDTH"},
|
||||
{NV4097_SET_CLIP_MIN, "NV4097_SET_CLIP_MIN"},
|
||||
{NV4097_SET_CLIP_MAX, "NV4097_SET_CLIP_MAX"},
|
||||
{NV4097_SET_CONTROL0, "NV4097_SET_CONTROL0"},
|
||||
{NV4097_SET_LINE_WIDTH, "NV4097_SET_LINE_WIDTH"},
|
||||
{NV4097_SET_LINE_SMOOTH_ENABLE, "NV4097_SET_LINE_SMOOTH_ENABLE"},
|
||||
{NV4097_SET_ANISO_SPREAD, "NV4097_SET_ANISO_SPREAD"},
|
||||
{NV4097_SET_ANISO_SPREAD + 4 / 4, "NV4097_SET_ANISO_SPREAD + 4"},
|
||||
@ -146,8 +154,11 @@ namespace
|
||||
"NV4097_SET_VERTEX_TEXTURE_BORDER_COLOR + 0x60"},
|
||||
{NV4097_SET_VIEWPORT_HORIZONTAL, "NV4097_SET_VIEWPORT_HORIZONTAL"},
|
||||
{NV4097_SET_VIEWPORT_VERTICAL, "NV4097_SET_VIEWPORT_VERTICAL"},
|
||||
{NV4097_SET_POINT_CENTER_MODE, "NV4097_SET_POINT_CENTER_MODE"},
|
||||
{NV4097_ZCULL_SYNC, "NV4097_ZCULL_SYNC"},
|
||||
{NV4097_SET_VIEWPORT_OFFSET, "NV4097_SET_VIEWPORT_OFFSET"},
|
||||
{NV4097_SET_VIEWPORT_SCALE, "NV4097_SET_VIEWPORT_SCALE"},
|
||||
{NV4097_SET_POLY_OFFSET_POINT_ENABLE, "NV4097_SET_POLY_OFFSET_POINT_ENABLE"},
|
||||
{NV4097_SET_POLY_OFFSET_LINE_ENABLE, "NV4097_SET_POLY_OFFSET_LINE_ENABLE"},
|
||||
{NV4097_SET_POLY_OFFSET_FILL_ENABLE, "NV4097_SET_POLY_OFFSET_FILL_ENABLE"},
|
||||
{NV4097_SET_DEPTH_FUNC, "NV4097_SET_DEPTH_FUNC"},
|
||||
@ -245,8 +256,12 @@ namespace
|
||||
{NV4097_SET_TRANSFORM_PROGRAM + 116 / 4, "NV4097_SET_TRANSFORM_PROGRAM + 116"},
|
||||
{NV4097_SET_TRANSFORM_PROGRAM + 120 / 4, "NV4097_SET_TRANSFORM_PROGRAM + 120"},
|
||||
{NV4097_SET_TRANSFORM_PROGRAM + 124 / 4, "NV4097_SET_TRANSFORM_PROGRAM + 124"},
|
||||
{NV4097_SET_SPECULAR_ENABLE, "NV4097_SET_SPECULAR_ENABLE"},
|
||||
{NV4097_SET_TWO_SIDE_LIGHT_EN, "NV4097_SET_TWO_SIDE_LIGHT_EN"},
|
||||
{NV4097_CLEAR_ZCULL_SURFACE, "NV4097_CLEAR_ZCULL_SURFACE"},
|
||||
{NV4097_SET_PERFORMANCE_PARAMS, "NV4097_SET_PERFORMANCE_PARAMS"},
|
||||
{NV4097_SET_FLAT_SHADE_OP, "NV4097_SET_FLAT_SHADE_OP"},
|
||||
{NV4097_SET_EDGE_FLAG, "NV4097_SET_EDGE_FLAG"},
|
||||
{NV4097_SET_USER_CLIP_PLANE_CONTROL, "NV4097_SET_USER_CLIP_PLANE_CONTROL"},
|
||||
{NV4097_SET_POLYGON_STIPPLE, "NV4097_SET_POLYGON_STIPPLE"},
|
||||
{NV4097_SET_POLYGON_STIPPLE_PATTERN, "NV4097_SET_POLYGON_STIPPLE_PATTERN"},
|
||||
@ -316,6 +331,7 @@ namespace
|
||||
{NV4097_SET_VERTEX_DATA_ARRAY_OFFSET + 60 / 4, "NV4097_SET_VERTEX_DATA_ARRAY_OFFSET + 60"},
|
||||
{NV4097_INVALIDATE_VERTEX_CACHE_FILE, "NV4097_INVALIDATE_VERTEX_CACHE_FILE"},
|
||||
{NV4097_INVALIDATE_VERTEX_FILE, "NV4097_INVALIDATE_VERTEX_FILE"},
|
||||
{NV4097_PIPE_NOP, "NV4097_PIPE_NOP"},
|
||||
{NV4097_SET_VERTEX_DATA_BASE_OFFSET, "NV4097_SET_VERTEX_DATA_BASE_OFFSET"},
|
||||
{NV4097_SET_VERTEX_DATA_BASE_INDEX, "NV4097_SET_VERTEX_DATA_BASE_INDEX"},
|
||||
{NV4097_SET_VERTEX_DATA_ARRAY_FORMAT, "NV4097_SET_VERTEX_DATA_ARRAY_FORMAT"},
|
||||
@ -340,7 +356,8 @@ namespace
|
||||
{NV4097_SET_ZCULL_STATS_ENABLE, "NV4097_SET_ZCULL_STATS_ENABLE"},
|
||||
{NV4097_SET_BEGIN_END, "NV4097_SET_BEGIN_END"},
|
||||
{NV4097_ARRAY_ELEMENT16, "NV4097_ARRAY_ELEMENT16"},
|
||||
{NV4097_ARRAY_ELEMENT32, "NV4097_ARRAY_ELEMENT32"}, {NV4097_DRAW_ARRAYS, "NV4097_DRAW_ARRAYS"},
|
||||
{NV4097_ARRAY_ELEMENT32, "NV4097_ARRAY_ELEMENT32"},
|
||||
{NV4097_DRAW_ARRAYS, "NV4097_DRAW_ARRAYS"},
|
||||
{NV4097_INLINE_ARRAY, "NV4097_INLINE_ARRAY"},
|
||||
{NV4097_SET_INDEX_ARRAY_ADDRESS, "NV4097_SET_INDEX_ARRAY_ADDRESS"},
|
||||
{NV4097_SET_INDEX_ARRAY_DMA, "NV4097_SET_INDEX_ARRAY_DMA"},
|
||||
@ -655,17 +672,23 @@ namespace
|
||||
{NV4097_SET_VERTEX_DATA4F_M + 244 / 4, "NV4097_SET_VERTEX_DATA4F_M + 244"},
|
||||
{NV4097_SET_VERTEX_DATA4F_M + 248 / 4, "NV4097_SET_VERTEX_DATA4F_M + 248"},
|
||||
{NV4097_SET_VERTEX_DATA4F_M + 252 / 4, "NV4097_SET_VERTEX_DATA4F_M + 252"},
|
||||
{NV4097_SET_COLOR_KEY_COLOR, "NV4097_SET_COLOR_KEY_COLOR"},
|
||||
{NV4097_SET_SHADER_CONTROL, "NV4097_SET_SHADER_CONTROL"},
|
||||
{NV4097_SET_INDEXED_CONSTANT_READ_LIMITS, "NV4097_SET_INDEXED_CONSTANT_READ_LIMITS"},
|
||||
{NV4097_SET_SEMAPHORE_OFFSET, "NV4097_SET_SEMAPHORE_OFFSET"},
|
||||
{NV4097_BACK_END_WRITE_SEMAPHORE_RELEASE, "NV4097_BACK_END_WRITE_SEMAPHORE_RELEASE"},
|
||||
{NV4097_TEXTURE_READ_SEMAPHORE_RELEASE, "NV4097_TEXTURE_READ_SEMAPHORE_RELEASE"},
|
||||
{NV4097_SET_ZMIN_MAX_CONTROL, "NV4097_SET_ZMIN_MAX_CONTROL"},
|
||||
{NV4097_SET_ANTI_ALIASING_CONTROL, "NV4097_SET_ANTI_ALIASING_CONTROL"},
|
||||
{NV4097_SET_SURFACE_COMPRESSION, "NV4097_SET_SURFACE_COMPRESSION"},
|
||||
{NV4097_SET_ZCULL_EN, "NV4097_SET_ZCULL_EN"},
|
||||
{NV4097_SET_SHADER_WINDOW, "NV4097_SET_SHADER_WINDOW"},
|
||||
{NV4097_SET_ZSTENCIL_CLEAR_VALUE, "NV4097_SET_ZSTENCIL_CLEAR_VALUE"},
|
||||
{NV4097_SET_COLOR_CLEAR_VALUE, "NV4097_SET_COLOR_CLEAR_VALUE"},
|
||||
{NV4097_CLEAR_SURFACE, "NV4097_CLEAR_SURFACE"},
|
||||
{NV4097_SET_CLEAR_RECT_HORIZONTAL, "NV4097_SET_CLEAR_RECT_HORIZONTAL"},
|
||||
{NV4097_SET_CLEAR_RECT_VERTICAL, "NV4097_SET_CLEAR_RECT_VERTICAL"},
|
||||
{NV4097_SET_CLIP_ID_TEST_ENABLE, "NV4097_SET_CLIP_ID_TEST_ENABLE"},
|
||||
{NV4097_SET_RESTART_INDEX_ENABLE, "NV4097_SET_RESTART_INDEX_ENABLE"},
|
||||
{NV4097_SET_RESTART_INDEX, "NV4097_SET_RESTART_INDEX"},
|
||||
{NV4097_SET_LINE_STIPPLE, "NV4097_SET_LINE_STIPPLE"},
|
||||
@ -686,6 +709,7 @@ namespace
|
||||
{NV4097_SET_VERTEX_DATA1F_M + 52 / 4, "NV4097_SET_VERTEX_DATA1F_M + 52"},
|
||||
{NV4097_SET_VERTEX_DATA1F_M + 56 / 4, "NV4097_SET_VERTEX_DATA1F_M + 56"},
|
||||
{NV4097_SET_VERTEX_DATA1F_M + 60 / 4, "NV4097_SET_VERTEX_DATA1F_M + 60"},
|
||||
{NV4097_SET_TRANSFORM_EXECUTION_MODE, "NV4097_SET_TRANSFORM_EXECUTION_MODE"},
|
||||
{NV4097_SET_RENDER_ENABLE, "NV4097_SET_RENDER_ENABLE"},
|
||||
{NV4097_SET_TRANSFORM_PROGRAM_LOAD, "NV4097_SET_TRANSFORM_PROGRAM_LOAD"},
|
||||
{NV4097_SET_TRANSFORM_PROGRAM_START, "NV4097_SET_TRANSFORM_PROGRAM_START"},
|
||||
|
Loading…
x
Reference in New Issue
Block a user