mirror/rpcs3
1
0
Fork 0
mirror of https://github.com/RPCS3/rpcs3.git synced 2024-11-17 08:11:51 +00:00
Code Issues Packages Projects Releases Wiki Activity

SPU Fixes 3.1

Browse Source 
Small fixes
This commit is contained in:
Nekotekina 2013-12-02 14:40:58 +04:00
parent 1cfcc742d8
commit 38fabf7cd2
1 changed files with 7 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
rpcs3/Emu/Cell/SPUInterpreter.h
View File

@ -287,12 +287,12 @@ private:
}
void BIHZ(u32 rt, u32 ra)
{
if(CPU.GPR[rt]._u16[7] == 0)
if(CPU.GPR[rt]._u16[6] == 0)
CPU.SetBranch(branchTarget(CPU.GPR[ra]._u32[3], 0));
}
void BIHNZ(u32 rt, u32 ra)
{
if(CPU.GPR[rt]._u16[7] != 0)
if(CPU.GPR[rt]._u16[6] != 0)
CPU.SetBranch(branchTarget(CPU.GPR[ra]._u32[3], 0));
}
void STOPD(u32 rc, u32 ra, u32 rb)
@ -512,9 +512,9 @@ private:
}
void ORX(u32 rt, u32 ra)
{
const SPU_GPR_hdr temp = CPU.GPR[ra];
CPU.GPR[rt].Reset();
CPU.GPR[rt]._u32[3] = temp._u32[0] | temp._u32[1] | temp._u32[2] | temp._u32[3];
CPU.GPR[rt]._u32[3] = CPU.GPR[ra]._u32[0] | CPU.GPR[ra]._u32[1] | CPU.GPR[ra]._u32[2] | CPU.GPR[ra]._u32[3];
CPU.GPR[rt]._u32[2] = 0;
CPU.GPR[rt]._u64[0] = 0;
}
void CBD(u32 rt, u32 ra, s32 i7)
{
@ -1022,12 +1022,12 @@ private:
}
void BRHZ(u32 rt, s32 i16)
{
if (CPU.GPR[rt]._u16[7] == 0)
if (CPU.GPR[rt]._u16[6] == 0)
CPU.SetBranch(branchTarget(CPU.PC, i16));
}
void BRHNZ(u32 rt, s32 i16)
{
if (CPU.GPR[rt]._u16[7] != 0)
if (CPU.GPR[rt]._u16[6] != 0)
CPU.SetBranch(branchTarget(CPU.PC, i16));
}
void STQR(u32 rt, s32 i16)