mirror/rpcs3
1
0
Fork 0
mirror of https://github.com/RPCS3/rpcs3.git synced 2024-11-16 23:17:29 +00:00
Code Issues Packages Projects Releases Wiki Activity

Rsx/cellgcm: complete rsx_state::reset()

Browse Source
This commit is contained in:
eladash 2018-08-29 11:12:57 +03:00 committed by kd-11
parent fc50e6abcb
commit 37ee0a2f55
4 changed files with 394 additions and 159 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

64
rpcs3/Emu/RSX/RSXTexture.cpp
View File

@ -6,38 +6,6 @@
namespace rsx namespace rsx
{ {
void fragment_texture::init()
{
// Offset
registers[NV4097_SET_TEXTURE_OFFSET + (m_index * 8)] = 0;
// Format
registers[NV4097_SET_TEXTURE_FORMAT + (m_index * 8)] = 0;
// Address
registers[NV4097_SET_TEXTURE_ADDRESS + (m_index * 8)] =
((/*wraps*/1) | ((/*anisoBias*/0) << 4) | ((/*wrapt*/1) << 8) | ((/*unsignedRemap*/0) << 12) |
((/*wrapr*/3) << 16) | ((/*gamma*/0) << 20) | ((/*signedRemap*/0) << 24) | ((/*zfunc*/0) << 28));
// Control0
registers[NV4097_SET_TEXTURE_CONTROL0 + (m_index * 8)] =
(((/*alphakill*/0) << 2) | (/*maxaniso*/0) << 4) | ((/*maxlod*/0xc00) << 7) | ((/*minlod*/0) << 19) | ((/*enable*/0) << 31);
// Control1
registers[NV4097_SET_TEXTURE_CONTROL1 + (m_index * 8)] = 0xAAE4;
// Filter
registers[NV4097_SET_TEXTURE_FILTER + (m_index * 8)] =
((/*bias*/0) | ((/*conv*/1) << 13) | ((/*min*/5) << 16) | ((/*mag*/2) << 24)
| ((/*as*/0) << 28) | ((/*rs*/0) << 29) | ((/*gs*/0) << 30) | ((/*bs*/0) << 31));
// Image Rect
registers[NV4097_SET_TEXTURE_IMAGE_RECT + (m_index * 8)] = (/*height*/1) | ((/*width*/1) << 16);
// Border Color
registers[NV4097_SET_TEXTURE_BORDER_COLOR + (m_index * 8)] = 0;
}
u32 fragment_texture::offset() const u32 fragment_texture::offset() const
{ {
return registers[NV4097_SET_TEXTURE_OFFSET + (m_index * 8)]; return registers[NV4097_SET_TEXTURE_OFFSET + (m_index * 8)];
@ -309,38 +277,6 @@ namespace rsx
return registers[NV4097_SET_TEXTURE_CONTROL3 + m_index] & 0xfffff; return registers[NV4097_SET_TEXTURE_CONTROL3 + m_index] & 0xfffff;
} }
void vertex_texture::init()
{
// Offset
registers[NV4097_SET_VERTEX_TEXTURE_OFFSET + (m_index * 8)] = 0;
// Format
registers[NV4097_SET_VERTEX_TEXTURE_FORMAT + (m_index * 8)] = 0;
// Address
registers[NV4097_SET_VERTEX_TEXTURE_ADDRESS + (m_index * 8)] =
((/*wraps*/1) | ((/*anisoBias*/0) << 4) | ((/*wrapt*/1) << 8) | ((/*unsignedRemap*/0) << 12) |
((/*wrapr*/3) << 16) | ((/*gamma*/0) << 20) | ((/*signedRemap*/0) << 24) | ((/*zfunc*/0) << 28));
// Control0
registers[NV4097_SET_VERTEX_TEXTURE_CONTROL0 + (m_index * 8)] =
(((/*alphakill*/0) << 2) | (/*maxaniso*/0) << 4) | ((/*maxlod*/0xc00) << 7) | ((/*minlod*/0) << 19) | ((/*enable*/0) << 31);
// Control1
//registers[NV4097_SET_VERTEX_TEXTURE_CONTROL1 + (m_index * 8)] = 0xE4;
// Filter
registers[NV4097_SET_VERTEX_TEXTURE_FILTER + (m_index * 8)] =
((/*bias*/0) | ((/*conv*/1) << 13) | ((/*min*/5) << 16) | ((/*mag*/2) << 24)
| ((/*as*/0) << 28) | ((/*rs*/0) << 29) | ((/*gs*/0) << 30) | ((/*bs*/0) << 31));
// Image Rect
registers[NV4097_SET_VERTEX_TEXTURE_IMAGE_RECT + (m_index * 8)] = (/*height*/1) | ((/*width*/1) << 16);
// Border Color
registers[NV4097_SET_VERTEX_TEXTURE_BORDER_COLOR + (m_index * 8)] = 0;
}
u32 vertex_texture::offset() const u32 vertex_texture::offset() const
{ {
return registers[NV4097_SET_VERTEX_TEXTURE_OFFSET + (m_index * 8)]; return registers[NV4097_SET_VERTEX_TEXTURE_OFFSET + (m_index * 8)];

6
rpcs3/Emu/RSX/RSXTexture.h
View File

@ -24,9 +24,6 @@ namespace rsx
fragment_texture(u8 idx, std::array<u32, 0x10000 / 4> &r) : m_index(idx), registers(r) { } fragment_texture(u8 idx, std::array<u32, 0x10000 / 4> &r) : m_index(idx), registers(r) { }
fragment_texture() = delete; fragment_texture() = delete;
//initialize texture registers with default values
void init();
// Offset // Offset
u32 offset() const; u32 offset() const;
@ -108,9 +105,6 @@ namespace rsx
vertex_texture(u8 idx, std::array<u32, 0x10000 / 4> &r) : m_index(idx), registers(r) { } vertex_texture(u8 idx, std::array<u32, 0x10000 / 4> &r) : m_index(idx), registers(r) { }
vertex_texture() = delete; vertex_texture() = delete;
//initialize texture registers with default values
void init();
// Offset // Offset
u32 offset() const; u32 offset() const;

478
rpcs3/Emu/RSX/rsx_methods.cpp
View File

@ -1244,97 +1244,407 @@ namespace rsx
void rsx_state::reset() void rsx_state::reset()
{ {
//setup method registers // TODO: Name unnamed registers and constants, better group methods
std::memset(registers.data(), 0, registers.size() * sizeof(u32)); registers[NV406E_SET_CONTEXT_DMA_SEMAPHORE] = 0x56616661;
registers[NV4097_SET_COLOR_MASK] = CELL_GCM_COLOR_MASK_R | CELL_GCM_COLOR_MASK_G | CELL_GCM_COLOR_MASK_B | CELL_GCM_COLOR_MASK_A; registers[NV4097_SET_OBJECT] = 0x31337000;
registers[NV4097_SET_SCISSOR_HORIZONTAL] = (4096 << 16) | 0; registers[NV4097_SET_CONTEXT_DMA_NOTIFIES] = 0x66604200;
registers[NV4097_SET_SCISSOR_VERTICAL] = (4096 << 16) | 0; registers[NV4097_SET_CONTEXT_DMA_A] = 0xfeed0000;
registers[NV4097_SET_CONTEXT_DMA_B] = 0xfeed0001;
registers[NV4097_SET_ALPHA_FUNC] = CELL_GCM_ALWAYS; registers[NV4097_SET_CONTEXT_DMA_COLOR_B] = 0xfeed0000;
registers[NV4097_SET_ALPHA_REF] = 0; registers[NV4097_SET_CONTEXT_DMA_STATE] = 0x0;
registers[NV4097_SET_CONTEXT_DMA_COLOR_A] = 0xfeed0000;
registers[NV4097_SET_BLEND_FUNC_SFACTOR] = (CELL_GCM_ONE << 16) | CELL_GCM_ONE; registers[NV4097_SET_CONTEXT_DMA_ZETA] = 0xfeed0000;
registers[NV4097_SET_BLEND_FUNC_DFACTOR] = (CELL_GCM_ZERO << 16) | CELL_GCM_ZERO; registers[NV4097_SET_CONTEXT_DMA_VERTEX_A] = 0xfeed0000;
registers[NV4097_SET_BLEND_COLOR] = 0; registers[NV4097_SET_CONTEXT_DMA_VERTEX_B] = 0xfeed0001;
registers[NV4097_SET_BLEND_COLOR2] = 0; registers[NV4097_SET_CONTEXT_DMA_SEMAPHORE] = 0x66606660;
registers[NV4097_SET_BLEND_EQUATION] = (0x8006 << 16) | 0x8006; // (add) registers[NV4097_SET_CONTEXT_DMA_REPORT] = 0x66626660;
registers[NV4097_SET_CONTEXT_DMA_CLIP_ID] = 0x0;
registers[NV4097_SET_STENCIL_MASK] = 0xff; registers[NV4097_SET_CONTEXT_DMA_CULL_DATA] = 0x0;
registers[NV4097_SET_STENCIL_FUNC] = CELL_GCM_ALWAYS; registers[NV4097_SET_CONTEXT_DMA_COLOR_C] = 0xfeed0000;
registers[NV4097_SET_STENCIL_FUNC_REF] = 0x00; registers[NV4097_SET_CONTEXT_DMA_COLOR_D] = 0xfeed0000;
registers[NV4097_SET_STENCIL_FUNC_MASK] = 0xff; registers[NV406E_SET_CONTEXT_DMA_SEMAPHORE] = 0x66616661;
registers[NV4097_SET_STENCIL_OP_FAIL] = CELL_GCM_KEEP; registers[NV4097_SET_SURFACE_CLIP_HORIZONTAL] = 0x0;
registers[NV4097_SET_STENCIL_OP_ZFAIL] = CELL_GCM_KEEP; registers[NV4097_SET_SURFACE_CLIP_VERTICAL] = 0x0;
registers[NV4097_SET_STENCIL_OP_ZPASS] = CELL_GCM_KEEP; registers[NV4097_SET_SURFACE_FORMAT] = 0x121;
registers[NV4097_SET_SURFACE_PITCH_A] = 0x40;
registers[NV4097_SET_BACK_STENCIL_MASK] = 0xff; registers[NV4097_SET_SURFACE_COLOR_AOFFSET] = 0x0;
registers[NV4097_SET_BACK_STENCIL_FUNC] = CELL_GCM_ALWAYS; registers[NV4097_SET_SURFACE_ZETA_OFFSET] = 0x0;
registers[NV4097_SET_BACK_STENCIL_FUNC_REF] = 0x00; registers[NV4097_SET_SURFACE_COLOR_BOFFSET] = 0x0;
registers[NV4097_SET_SURFACE_PITCH_B] = 0x40;
registers[NV4097_SET_SURFACE_COLOR_TARGET] = 0x1;
registers[0x224 / 4] = 0x80;
registers[0x228 / 4] = 0x100;
registers[NV4097_SET_SURFACE_PITCH_Z] = 0x40;
registers[0x230 / 4] = 0x0;
registers[NV4097_SET_SURFACE_PITCH_C] = 0x40;
registers[NV4097_SET_SURFACE_PITCH_D] = 0x40;
registers[NV4097_SET_SURFACE_COLOR_COFFSET] = 0x0;
registers[NV4097_SET_SURFACE_COLOR_DOFFSET] = 0x0;
registers[0x1d80 / 4] = 0x3;
registers[NV4097_SET_WINDOW_OFFSET] = 0x0;
registers[0x02bc / 4] = 0x0;
registers[0x02c0 / 4] = 0xfff0000;
registers[0x02c4 / 4] = 0xfff0000;
registers[0x02c8 / 4] = 0xfff0000;
registers[0x02cc / 4] = 0xfff0000;
registers[0x02d0 / 4] = 0xfff0000;
registers[0x02d4 / 4] = 0xfff0000;
registers[0x02d8 / 4] = 0xfff0000;
registers[0x02dc / 4] = 0xfff0000;
registers[0x02e0 / 4] = 0xfff0000;
registers[0x02e4 / 4] = 0xfff0000;
registers[0x02e8 / 4] = 0xfff0000;
registers[0x02ec / 4] = 0xfff0000;
registers[0x02f0 / 4] = 0xfff0000;
registers[0x02f4 / 4] = 0xfff0000;
registers[0x02f8 / 4] = 0xfff0000;
registers[0x02fc / 4] = 0xfff0000;
registers[0x1d98 / 4] = 0xfff0000;
registers[0x1d9c / 4] = 0xfff0000;
registers[0x1da4 / 4] = 0x0;
registers[NV4097_SET_CONTROL0] = 0x100000;
registers[0x1454 / 4] = 0x0;
registers[NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK] = 0x3fffff;
registers[NV4097_SET_FREQUENCY_DIVIDER_OPERATION] = 0x0;
registers[NV4097_SET_ATTRIB_COLOR] = 0x6144321;
registers[NV4097_SET_ATTRIB_TEX_COORD] = 0xedcba987;
registers[NV4097_SET_ATTRIB_TEX_COORD_EX] = 0x6f;
registers[NV4097_SET_ATTRIB_UCLIP0] = 0x171615;
registers[NV4097_SET_ATTRIB_UCLIP1] = 0x1b1a19;
registers[NV4097_SET_TEX_COORD_CONTROL] = 0x0;
registers[NV4097_SET_TEX_COORD_CONTROL + 4] = 0x0;
registers[NV4097_SET_TEX_COORD_CONTROL + 8] = 0x0;
registers[NV4097_SET_TEX_COORD_CONTROL + 12] = 0x0;
registers[NV4097_SET_TEX_COORD_CONTROL + 16] = 0x0;
registers[NV4097_SET_TEX_COORD_CONTROL + 20] = 0x0;
registers[NV4097_SET_TEX_COORD_CONTROL + 24] = 0x0;
registers[NV4097_SET_TEX_COORD_CONTROL + 28] = 0x0;
registers[NV4097_SET_TEX_COORD_CONTROL + 32] = 0x0;
registers[NV4097_SET_TEX_COORD_CONTROL + 36] = 0x0;
registers[0xa0c / 4] = 0x0;
registers[0xa60 / 4] = 0x0;
registers[NV4097_SET_POLY_OFFSET_LINE_ENABLE] = 0x0;
registers[NV4097_SET_POLY_OFFSET_FILL_ENABLE] = 0x0;
registers[NV4097_SET_POLYGON_OFFSET_SCALE_FACTOR] = 0x0;
registers[NV4097_SET_POLYGON_OFFSET_BIAS] = 0x0;
registers[0x1428 / 4] = 0x1;
registers[NV4097_SET_SHADER_WINDOW] = 0x1000;
registers[0x1e94 / 4] = 0x11;
registers[0x1450 / 4] = 0x80003;
registers[0x1d64 / 4] = 0x2000000;
registers[0x145c / 4] = 0x1;
registers[NV4097_SET_REDUCE_DST_COLOR] = 0x1;
registers[NV4097_SET_TEXTURE_CONTROL2] = 0x2dc8;
registers[NV4097_SET_TEXTURE_CONTROL2 + 4] = 0x2dc8;
registers[NV4097_SET_TEXTURE_CONTROL2 + 8] = 0x2dc8;
registers[NV4097_SET_TEXTURE_CONTROL2 + 12] = 0x2dc8;
registers[NV4097_SET_TEXTURE_CONTROL2 + 16] = 0x2dc8;
registers[NV4097_SET_TEXTURE_CONTROL2 + 20] = 0x2dc8;
registers[NV4097_SET_TEXTURE_CONTROL2 + 24] = 0x2dc8;
registers[NV4097_SET_TEXTURE_CONTROL2 + 28] = 0x2dc8;
registers[NV4097_SET_VERTEX_DATA_SCALED4S_M + 40] = 0x2dc8;
registers[NV4097_SET_TEXTURE_CONTROL2 + 36] = 0x2dc8;
registers[NV4097_SET_TEXTURE_CONTROL2 + 40] = 0x2dc8;
registers[NV4097_SET_TEXTURE_CONTROL2 + 44] = 0x2dc8;
registers[NV4097_SET_TEXTURE_CONTROL2 + 48] = 0x2dc8;
registers[NV4097_SET_TEXTURE_CONTROL2 + 52] = 0x2dc8;
registers[NV4097_SET_TEXTURE_CONTROL2 + 56] = 0x2dc8;
registers[NV4097_SET_TEXTURE_CONTROL2 + 60] = 0x2dc8;
registers[NV4097_SET_FOG_MODE] = 0x800;
registers[NV4097_SET_FOG_PARAMS] = 0x0;
registers[NV4097_SET_FOG_PARAMS + 4] = 0x0;
registers[NV4097_SET_FOG_PARAMS + 8] = 0x0;
registers[0x240 / 4] = 0xffff;
registers[0x244 / 4] = 0x0;
registers[0x248 / 4] = 0x0;
registers[0x24c / 4] = 0x0;
registers[NV4097_SET_ANISO_SPREAD] = 0x10101;
registers[NV4097_SET_ANISO_SPREAD + 4] = 0x10101;
registers[NV4097_SET_ANISO_SPREAD + 8] = 0x10101;
registers[NV4097_SET_ANISO_SPREAD + 12] = 0x10101;
registers[NV4097_SET_ANISO_SPREAD + 16] = 0x10101;
registers[NV4097_SET_ANISO_SPREAD + 20] = 0x10101;
registers[NV4097_SET_ANISO_SPREAD + 24] = 0x10101;
registers[NV4097_SET_ANISO_SPREAD + 28] = 0x10101;
registers[NV4097_SET_ANISO_SPREAD + 32] = 0x10101;
registers[NV4097_SET_ANISO_SPREAD + 36] = 0x10101;
registers[NV4097_SET_ANISO_SPREAD + 40] = 0x10101;
registers[NV4097_SET_ANISO_SPREAD + 44] = 0x10101;
registers[NV4097_SET_ANISO_SPREAD + 48] = 0x10101;
registers[NV4097_SET_ANISO_SPREAD + 52] = 0x10101;
registers[NV4097_SET_ANISO_SPREAD + 56] = 0x10101;
registers[NV4097_SET_ANISO_SPREAD + 60] = 0x10101;
registers[0x400 / 4] = 0x7421;
registers[0x404 / 4] = 0x7421;
registers[0x408 / 4] = 0x7421;
registers[0x40c / 4] = 0x7421;
registers[0x410 / 4] = 0x7421;
registers[0x414 / 4] = 0x7421;
registers[0x418 / 4] = 0x7421;
registers[0x41c / 4] = 0x7421;
registers[0x420 / 4] = 0x7421;
registers[0x424 / 4] = 0x7421;
registers[0x428 / 4] = 0x7421;
registers[0x42c / 4] = 0x7421;
registers[0x430 / 4] = 0x7421;
registers[0x434 / 4] = 0x7421;
registers[0x438 / 4] = 0x7421;
registers[0x43c / 4] = 0x7421;
registers[0x440 / 4] = 0x9aabaa98;
registers[0x444 / 4] = 0x66666789;
registers[0x448 / 4] = 0x98766666;
registers[0x44c / 4] = 0x89aabaa9;
registers[0x450 / 4] = 0x99999999;
registers[0x454 / 4] = 0x88888889;
registers[0x458 / 4] = 0x98888888;
registers[0x45c / 4] = 0x99999999;
registers[0x460 / 4] = 0x56676654;
registers[0x464 / 4] = 0x33333345;
registers[0x468 / 4] = 0x54333333;
registers[0x46c / 4] = 0x45667665;
registers[0x470 / 4] = 0xaabbba99;
registers[0x474 / 4] = 0x66667899;
registers[0x478 / 4] = 0x99876666;
registers[0x47c / 4] = 0x99abbbaa;
registers[NV4097_SET_VERTEX_DATA_BASE_OFFSET] = 0x0;
registers[NV4097_SET_VERTEX_DATA_BASE_INDEX] = 0x0;
registers[GCM_SET_DRIVER_OBJECT] = 0xcafebabe;
registers[NV4097_SET_ALPHA_FUNC] = 0x207;
registers[NV4097_SET_ALPHA_REF] = 0x0;
registers[NV4097_SET_ALPHA_TEST_ENABLE] = 0x0;
registers[NV4097_SET_BACK_STENCIL_FUNC] = 0x207;
registers[NV4097_SET_BACK_STENCIL_FUNC_REF] = 0x0;
registers[NV4097_SET_BACK_STENCIL_FUNC_MASK] = 0xff; registers[NV4097_SET_BACK_STENCIL_FUNC_MASK] = 0xff;
registers[NV4097_SET_BACK_STENCIL_OP_FAIL] = CELL_GCM_KEEP; registers[NV4097_SET_BACK_STENCIL_MASK] = 0xff;
registers[NV4097_SET_BACK_STENCIL_OP_ZFAIL] = CELL_GCM_KEEP; registers[NV4097_SET_BACK_STENCIL_OP_FAIL] = 0x1e00;
registers[NV4097_SET_BACK_STENCIL_OP_ZPASS] = CELL_GCM_KEEP; registers[NV4097_SET_BACK_STENCIL_OP_ZFAIL] = 0x1e00;
registers[NV4097_SET_BACK_STENCIL_OP_ZPASS] = 0x1e00;
//registers[NV4097_SET_SHADE_MODE] = CELL_GCM_SMOOTH; registers[NV4097_SET_BLEND_COLOR] = 0x0;
registers[NV4097_SET_BLEND_COLOR2] = 0x0;
//registers[NV4097_SET_LOGIC_OP] = CELL_GCM_COPY; registers[NV4097_SET_BLEND_ENABLE] = 0x0;
registers[NV4097_SET_BLEND_ENABLE_MRT] = 0x0;
(f32&)registers[NV4097_SET_DEPTH_BOUNDS_MIN] = 0.f; registers[NV4097_SET_BLEND_EQUATION] = 0x80068006;
(f32&)registers[NV4097_SET_DEPTH_BOUNDS_MAX] = 1.f; registers[NV4097_SET_BLEND_FUNC_SFACTOR] = 0x10001;
registers[NV4097_SET_BLEND_FUNC_DFACTOR] = 0x0;
(f32&)registers[NV4097_SET_CLIP_MIN] = 0.f;
(f32&)registers[NV4097_SET_CLIP_MAX] = 1.f;
registers[NV4097_SET_LINE_WIDTH] = 1 << 3;
// These defaults were found using After Burner Climax (which never set fog mode despite using fog input)
registers[NV4097_SET_FOG_MODE] = CELL_GCM_FOG_MODE_LINEAR;
(f32&)registers[NV4097_SET_FOG_PARAMS] = 1.;
(f32&)registers[NV4097_SET_FOG_PARAMS + 1] = 1.;
registers[NV4097_SET_DEPTH_FUNC] = CELL_GCM_LESS;
registers[NV4097_SET_DEPTH_MASK] = CELL_GCM_TRUE;
(f32&)registers[NV4097_SET_POLYGON_OFFSET_SCALE_FACTOR] = 0.f;
(f32&)registers[NV4097_SET_POLYGON_OFFSET_BIAS] = 0.f;
//registers[NV4097_SET_FRONT_POLYGON_MODE] = CELL_GCM_POLYGON_MODE_FILL;
//registers[NV4097_SET_BACK_POLYGON_MODE] = CELL_GCM_POLYGON_MODE_FILL;
registers[NV4097_SET_CULL_FACE] = CELL_GCM_BACK;
registers[NV4097_SET_FRONT_FACE] = CELL_GCM_CCW;
registers[NV4097_SET_RESTART_INDEX] = -1;
registers[NV4097_SET_CLEAR_RECT_HORIZONTAL] = (4096 << 16) | 0;
registers[NV4097_SET_CLEAR_RECT_VERTICAL] = (4096 << 16) | 0;
// Stencil bits init to 00 - Tested with NPEB90184 (never sets the depth_stencil clear values but uses stencil test)
registers[NV4097_SET_ZSTENCIL_CLEAR_VALUE] = 0xffffff00; registers[NV4097_SET_ZSTENCIL_CLEAR_VALUE] = 0xffffff00;
registers[NV4097_SET_ZMIN_MAX_CONTROL] = 1; registers[NV4097_CLEAR_SURFACE] = 0x0;
registers[NV4097_NO_OPERATION] = 0x0;
registers[NV4097_SET_COLOR_MASK] = 0x1010101;
registers[NV4097_SET_CULL_FACE_ENABLE] = 0x0;
registers[NV4097_SET_CULL_FACE] = 0x405;
registers[NV4097_SET_DEPTH_BOUNDS_MIN] = 0x0;
registers[NV4097_SET_DEPTH_BOUNDS_MAX] = 0x3f800000;
registers[NV4097_SET_DEPTH_BOUNDS_TEST_ENABLE] = 0x0;
registers[NV4097_SET_DEPTH_FUNC] = 0x201;
registers[NV4097_SET_DEPTH_MASK] = 0x1;
registers[NV4097_SET_DEPTH_TEST_ENABLE] = 0x0;
registers[NV4097_SET_DITHER_ENABLE] = 0x1;
registers[NV4097_SET_SHADER_PACKER] = 0x0;
registers[NV4097_SET_FREQUENCY_DIVIDER_OPERATION] = 0x0;
registers[NV4097_SET_FRONT_FACE] = 0x901;
registers[NV4097_SET_LINE_WIDTH] = 0x8;
registers[NV4097_SET_LOGIC_OP_ENABLE] = 0x0;
registers[NV4097_SET_LOGIC_OP] = 0x1503;
registers[NV4097_SET_POINT_SIZE] = 0x3f800000;
registers[NV4097_SET_POLY_OFFSET_FILL_ENABLE] = 0x0;
registers[NV4097_SET_POLYGON_OFFSET_SCALE_FACTOR] = 0x0;
registers[NV4097_SET_POLYGON_OFFSET_BIAS] = 0x0;
registers[NV4097_SET_RESTART_INDEX_ENABLE] = 0x0;
registers[NV4097_SET_RESTART_INDEX] = 0xffffffff;
registers[NV4097_SET_SCISSOR_HORIZONTAL] = 0x10000000;
registers[NV4097_SET_SCISSOR_VERTICAL] = 0x10000000;
registers[NV4097_SET_SHADE_MODE] = 0x1d01;
registers[NV4097_SET_STENCIL_FUNC] = 0x207;
registers[NV4097_SET_STENCIL_FUNC_REF] = 0x0;
registers[NV4097_SET_STENCIL_FUNC_MASK] = 0xff;
registers[NV4097_SET_STENCIL_MASK] = 0xff;
registers[NV4097_SET_STENCIL_OP_FAIL] = 0x1e00;
registers[NV4097_SET_STENCIL_OP_ZFAIL] = 0x1e00;
registers[NV4097_SET_STENCIL_OP_ZPASS] = 0x1e00;
registers[NV4097_SET_STENCIL_TEST_ENABLE] = 0x0;
registers[NV4097_SET_TEXTURE_ADDRESS] = 0x30101;
registers[NV4097_SET_TEXTURE_BORDER_COLOR] = 0x0;
registers[NV4097_SET_TEXTURE_CONTROL0] = 0x60000;
registers[NV4097_SET_TEXTURE_FILTER] = 0x2052000;
registers[NV4097_SET_TEXTURE_ADDRESS + 0x20] = 0x30101;
registers[NV4097_SET_TEXTURE_BORDER_COLOR + 0x20] = 0x0;
registers[NV4097_SET_TEXTURE_CONTROL0 + 0x20] = 0x60000;
registers[NV4097_SET_TEXTURE_FILTER + 0x20] = 0x2052000;
registers[NV4097_SET_TEXTURE_ADDRESS + 0x40] = 0x30101;
registers[NV4097_SET_TEXTURE_BORDER_COLOR + 0x40] = 0x0;
registers[NV4097_SET_TEXTURE_CONTROL0 + 0x40] = 0x60000;
registers[NV4097_SET_TEXTURE_FILTER + 0x40] = 0x2052000;
registers[NV4097_SET_TEXTURE_ADDRESS + 0x60] = 0x30101;
registers[NV4097_SET_TEXTURE_BORDER_COLOR + 0x60] = 0x0;
registers[NV4097_SET_TEXTURE_CONTROL0 + 0x60] = 0x60000;
registers[NV4097_SET_TEXTURE_FILTER + 0x60] = 0x2052000;
registers[NV4097_SET_TEXTURE_ADDRESS + 0x80] = 0x30101;
registers[NV4097_SET_TEXTURE_BORDER_COLOR + 0x80] = 0x0;
registers[NV4097_SET_TEXTURE_CONTROL0 + 0x80] = 0x60000;
registers[NV4097_SET_TEXTURE_FILTER + 0x80] = 0x2052000;
registers[NV4097_SET_TEXTURE_ADDRESS + 0xa0] = 0x30101;
registers[NV4097_SET_TEXTURE_BORDER_COLOR + 0xa0] = 0x0;
registers[NV4097_SET_TEXTURE_CONTROL0 + 0xa0] = 0x60000;
registers[NV4097_SET_TEXTURE_FILTER + 0xa0] = 0x2052000;
registers[NV4097_SET_TEXTURE_ADDRESS + 0xc0] = 0x30101;
registers[NV4097_SET_TEXTURE_BORDER_COLOR + 0xc0] = 0x0;
registers[NV4097_SET_TEXTURE_CONTROL0 + 0xc0] = 0x60000;
registers[NV4097_SET_TEXTURE_FILTER + 0xc0] = 0x2052000;
registers[NV4097_SET_TEXTURE_ADDRESS + 0xe0] = 0x30101;
registers[NV4097_SET_TEXTURE_BORDER_COLOR + 0xe0] = 0x0;
registers[NV4097_SET_TEXTURE_CONTROL0 + 0xe0] = 0x60000;
registers[NV4097_SET_TEXTURE_FILTER + 0xe0] = 0x2052000;
registers[NV4097_SET_TEXTURE_ADDRESS + 0x100] = 0x30101;
registers[NV4097_SET_TEXTURE_BORDER_COLOR + 0x100] = 0x0;
registers[NV4097_SET_TEXTURE_CONTROL0 + 0x100] = 0x60000;
registers[NV4097_SET_TEXTURE_FILTER + 0x100] = 0x2052000;
registers[NV4097_SET_TEXTURE_ADDRESS + 0x120] = 0x30101;
registers[NV4097_SET_TEXTURE_BORDER_COLOR + 0x120] = 0x0;
registers[NV4097_SET_TEXTURE_CONTROL0 + 0x120] = 0x60000;
registers[NV4097_SET_TEXTURE_FILTER + 0x120] = 0x2052000;
registers[NV4097_SET_TEXTURE_ADDRESS + 0x140] = 0x30101;
registers[NV4097_SET_TEXTURE_BORDER_COLOR + 0x140] = 0x0;
registers[NV4097_SET_TEXTURE_CONTROL0 + 0x140] = 0x60000;
registers[NV4097_SET_TEXTURE_FILTER + 0x140] = 0x2052000;
registers[NV4097_SET_TEXTURE_ADDRESS + 0x160] = 0x30101;
registers[NV4097_SET_TEXTURE_BORDER_COLOR + 0x160] = 0x0;
registers[NV4097_SET_TEXTURE_CONTROL0 + 0x160] = 0x60000;
registers[NV4097_SET_TEXTURE_FILTER + 0x160] = 0x2052000;
registers[NV4097_SET_TEXTURE_ADDRESS + 0x180] = 0x30101;
registers[NV4097_SET_TEXTURE_BORDER_COLOR + 0x180] = 0x0;
registers[NV4097_SET_TEXTURE_CONTROL0 + 0x180] = 0x60000;
registers[NV4097_SET_TEXTURE_FILTER + 0x180] = 0x2052000;
registers[NV4097_SET_TEXTURE_ADDRESS + 0x1a0] = 0x30101;
registers[NV4097_SET_TEXTURE_BORDER_COLOR + 0x1a0] = 0x0;
registers[NV4097_SET_TEXTURE_CONTROL0 + 0x1a0] = 0x60000;
registers[NV4097_SET_TEXTURE_FILTER + 0x1a0] = 0x2052000;
registers[NV4097_SET_TEXTURE_ADDRESS + 0x1c0] = 0x30101;
registers[NV4097_SET_TEXTURE_BORDER_COLOR + 0x1c0] = 0x0;
registers[NV4097_SET_TEXTURE_CONTROL0 + 0x1c0] = 0x60000;
registers[NV4097_SET_TEXTURE_FILTER + 0x1c0] = 0x2052000;
registers[NV4097_SET_TEXTURE_ADDRESS + 0x1e0] = 0x30101;
registers[NV4097_SET_TEXTURE_BORDER_COLOR + 0x1e0] = 0x0;
registers[NV4097_SET_TEXTURE_CONTROL0 + 0x1e0] = 0x60000;
registers[NV4097_SET_TEXTURE_FILTER + 0x1e0] = 0x2052000;
registers[NV4097_SET_TWO_SIDED_STENCIL_TEST_ENABLE] = 0x0;
registers[NV4097_SET_VERTEX_DATA_ARRAY_FORMAT] = 0x2;
registers[NV4097_SET_VERTEX_DATA_ARRAY_OFFSET] = 0x0;
registers[NV4097_SET_VERTEX_DATA_ARRAY_FORMAT + 4] = 0x2;
registers[NV4097_SET_VERTEX_DATA_ARRAY_OFFSET + 4] = 0x0;
registers[NV4097_SET_VERTEX_DATA_ARRAY_FORMAT + 8] = 0x2;
registers[NV4097_SET_VERTEX_DATA_ARRAY_OFFSET + 8] = 0x0;
registers[NV4097_SET_VERTEX_DATA_ARRAY_FORMAT + 12] = 0x2;
registers[NV4097_SET_VERTEX_DATA_ARRAY_OFFSET + 12] = 0x0;
registers[NV4097_SET_VERTEX_DATA_ARRAY_FORMAT + 16] = 0x2;
registers[NV4097_SET_VERTEX_DATA_ARRAY_OFFSET + 16] = 0x0;
registers[NV4097_SET_VERTEX_DATA_ARRAY_FORMAT + 20] = 0x2;
registers[NV4097_SET_VERTEX_DATA_ARRAY_OFFSET + 20] = 0x0;
registers[NV4097_SET_VERTEX_DATA_ARRAY_FORMAT + 24] = 0x2;
registers[NV4097_SET_VERTEX_DATA_ARRAY_OFFSET + 24] = 0x0;
registers[NV4097_SET_VERTEX_DATA_ARRAY_FORMAT + 28] = 0x2;
registers[NV4097_SET_VERTEX_DATA_ARRAY_OFFSET + 28] = 0x0;
registers[NV4097_SET_VERTEX_DATA_ARRAY_FORMAT + 32] = 0x2;
registers[NV4097_SET_VERTEX_DATA_ARRAY_OFFSET + 32] = 0x0;
registers[NV4097_SET_VERTEX_DATA_ARRAY_FORMAT + 36] = 0x2;
registers[NV4097_SET_VERTEX_DATA_ARRAY_OFFSET + 36] = 0x0;
registers[NV4097_SET_VERTEX_DATA_ARRAY_FORMAT + 40] = 0x2;
registers[NV4097_SET_VERTEX_DATA_ARRAY_OFFSET + 40] = 0x0;
registers[NV4097_SET_VERTEX_DATA_ARRAY_FORMAT + 44] = 0x2;
registers[NV4097_SET_VERTEX_DATA_ARRAY_OFFSET + 44] = 0x0;
registers[NV4097_SET_VERTEX_DATA_ARRAY_FORMAT + 48] = 0x2;
registers[NV4097_SET_VERTEX_DATA_ARRAY_OFFSET + 48] = 0x0;
registers[NV4097_SET_VERTEX_DATA_ARRAY_FORMAT + 52] = 0x2;
registers[NV4097_SET_VERTEX_DATA_ARRAY_OFFSET + 52] = 0x0;
registers[NV4097_SET_VERTEX_DATA_ARRAY_FORMAT + 56] = 0x2;
registers[NV4097_SET_VERTEX_DATA_ARRAY_OFFSET + 56] = 0x0;
registers[NV4097_SET_VERTEX_DATA_ARRAY_FORMAT + 60] = 0x2;
registers[NV4097_SET_VERTEX_DATA_ARRAY_OFFSET + 60] = 0x0;
registers[NV4097_SET_VIEWPORT_HORIZONTAL] = 0x10000000;
registers[NV4097_SET_VIEWPORT_VERTICAL] = 0x10000000;
registers[NV4097_SET_CLIP_MIN] = 0x0;
registers[NV4097_SET_CLIP_MAX] = 0x3f800000;
registers[NV4097_SET_VIEWPORT_OFFSET] = 0x45000000;
registers[0xa24 / 4] = 0x45000000;
registers[0xa28 / 4] = 0x3f000000;
registers[0xa2c / 4] = 0x0;
registers[NV4097_SET_VIEWPORT_SCALE] = 0x45000000;
registers[0xa34 / 4] = 0x45000000;
registers[0xa38 / 4] = 0x3f000000;
registers[0xa3c / 4] = 0x0;
registers[NV4097_SET_VIEWPORT_OFFSET] = 0x45000000;
registers[0xa24 / 4] = 0x45000000;
registers[0xa28 / 4] = 0x3f000000;
registers[0xa2c / 4] = 0x0;
registers[NV4097_SET_VIEWPORT_SCALE] = 0x45000000;
registers[0xa34 / 4] = 0x45000000;
registers[0xa38 / 4] = 0x3f000000;
registers[0xa3c / 4] = 0x0;
registers[NV4097_SET_ANTI_ALIASING_CONTROL] = 0xffff0000;
registers[NV4097_SET_BACK_POLYGON_MODE] = 0x1b02;
registers[NV4097_SET_COLOR_CLEAR_VALUE] = 0x0;
registers[NV4097_SET_COLOR_MASK_MRT] = 0x0;
registers[NV4097_SET_FRONT_POLYGON_MODE] = 0x1b02;
registers[NV4097_SET_LINE_SMOOTH_ENABLE] = 0x0;
registers[NV4097_SET_LINE_STIPPLE] = 0x0;
registers[NV4097_SET_POINT_PARAMS_ENABLE] = 0x0;
registers[NV4097_SET_POINT_SPRITE_CONTROL] = 0x0;
registers[NV4097_SET_POLY_SMOOTH_ENABLE] = 0x0;
registers[NV4097_SET_POLYGON_STIPPLE] = 0x0;
registers[NV4097_SET_RENDER_ENABLE] = 0x1000000;
registers[NV4097_SET_USER_CLIP_PLANE_CONTROL] = 0x0;
registers[NV4097_SET_VERTEX_ATTRIB_INPUT_MASK] = 0xffff;
registers[NV4097_SET_ZPASS_PIXEL_COUNT_ENABLE] = 0x0;
registers[NV4097_SET_VERTEX_TEXTURE_ADDRESS] = 0x101;
registers[NV4097_SET_VERTEX_TEXTURE_BORDER_COLOR] = 0x0;
registers[NV4097_SET_VERTEX_TEXTURE_CONTROL0] = 0x60000;
registers[NV4097_SET_VERTEX_TEXTURE_FILTER] = 0x0;
registers[NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x20] = 0x101;
registers[NV4097_SET_VERTEX_TEXTURE_BORDER_COLOR + 0x20] = 0x0;
registers[NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x20] = 0x60000;
registers[NV4097_SET_VERTEX_TEXTURE_FILTER + 0x20] = 0x0;
registers[NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x40] = 0x101;
registers[NV4097_SET_VERTEX_TEXTURE_BORDER_COLOR + 0x40] = 0x0;
registers[NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x40] = 0x60000;
registers[NV4097_SET_VERTEX_TEXTURE_FILTER + 0x40] = 0x0;
registers[NV4097_SET_VERTEX_TEXTURE_ADDRESS + 0x60] = 0x101;
registers[NV4097_SET_VERTEX_TEXTURE_BORDER_COLOR + 0x60] = 0x0;
registers[NV4097_SET_VERTEX_TEXTURE_CONTROL0 + 0x60] = 0x60000;
registers[NV4097_SET_VERTEX_TEXTURE_FILTER + 0x60] = 0x0;
registers[NV4097_SET_CYLINDRICAL_WRAP] = 0x0;
registers[NV4097_SET_ZMIN_MAX_CONTROL] = 0x1;
registers[NV4097_SET_TWO_SIDE_LIGHT_EN] = 0x0;
registers[NV4097_SET_TRANSFORM_BRANCH_BITS] = 0x0;
registers[NV4097_SET_NO_PARANOID_TEXTURE_FETCHES] = 0x0;
// CELL_GCM_SURFACE_A8R8G8B8, CELL_GCM_SURFACE_Z24S8 and CELL_GCM_SURFACE_CENTER_1 registers[NV0039_SET_OBJECT] = 0x31337303;
registers[NV4097_SET_SURFACE_FORMAT] = (8 << 0) | (2 << 5) | (0 << 12) | (1 << 16) | (1 << 24); registers[NV0039_SET_CONTEXT_DMA_NOTIFIES] = 0x66604200;
registers[NV0039_SET_CONTEXT_DMA_BUFFER_IN] = 0xfeed0001;
registers[NV0039_SET_CONTEXT_DMA_BUFFER_OUT] = 0xfeed0000;
// rsx dma initial values registers[NV3062_SET_OBJECT] = 0x313371c3;
registers[NV4097_SET_CONTEXT_DMA_REPORT] = CELL_GCM_CONTEXT_DMA_REPORT_LOCATION_LOCAL; registers[NV3062_SET_CONTEXT_DMA_NOTIFIES] = 0x66604200;
registers[NV406E_SET_CONTEXT_DMA_SEMAPHORE] = CELL_GCM_CONTEXT_DMA_SEMAPHORE_RW; registers[NV3062_SET_CONTEXT_DMA_IMAGE_SOURCE] = 0xfeed0000;
registers[NV3062_SET_CONTEXT_DMA_IMAGE_DESTIN] = CELL_GCM_CONTEXT_DMA_MEMORY_FRAME_BUFFER; registers[NV3062_SET_CONTEXT_DMA_IMAGE_DESTIN] = 0xfeed0000;
registers[NV309E_SET_CONTEXT_DMA_IMAGE] = CELL_GCM_CONTEXT_DMA_MEMORY_FRAME_BUFFER;
registers[NV0039_SET_CONTEXT_DMA_BUFFER_IN] = CELL_GCM_CONTEXT_DMA_MEMORY_FRAME_BUFFER;
registers[NV0039_SET_CONTEXT_DMA_BUFFER_OUT] = CELL_GCM_CONTEXT_DMA_MEMORY_FRAME_BUFFER;
registers[NV4097_SET_CONTEXT_DMA_COLOR_A] = CELL_GCM_CONTEXT_DMA_MEMORY_FRAME_BUFFER;
registers[NV4097_SET_CONTEXT_DMA_COLOR_B] = CELL_GCM_CONTEXT_DMA_MEMORY_FRAME_BUFFER;
registers[NV4097_SET_CONTEXT_DMA_COLOR_C] = CELL_GCM_CONTEXT_DMA_MEMORY_FRAME_BUFFER;
registers[NV4097_SET_CONTEXT_DMA_COLOR_D] = CELL_GCM_CONTEXT_DMA_MEMORY_FRAME_BUFFER;
registers[NV4097_SET_CONTEXT_DMA_ZETA] = CELL_GCM_CONTEXT_DMA_MEMORY_FRAME_BUFFER;
// Vertex shader attributes masks registers[0xa000 / 4] = 0x31337808;
registers[NV4097_SET_VERTEX_ATTRIB_INPUT_MASK] = 0xFFFF; registers[0xa180 / 4] = 0x66604200;
registers[NV4097_SET_VERTEX_ATTRIB_OUTPUT_MASK] = 0x3FFFFF; registers[0xa184 / 4] = 0x0;
registers[0xa188 / 4] = 0x0;
registers[0xa18c / 4] = 0x0;
registers[0xa190 / 4] = 0x0;
registers[0xa194 / 4] = 0x0;
registers[0xa198 / 4] = 0x0;
registers[0xa19c / 4] = 0x313371c3;
registers[0xa2fc / 4] = 0x3;
registers[0xa300 / 4] = 0x4;
registers[0x8000 / 4] = 0x31337a73;
registers[0x8180 / 4] = 0x66604200;
registers[0x8184 / 4] = 0xfeed0000;
registers[0xc000 / 4] = 0x3137af00;
registers[0xc180 / 4] = 0x66604200;
registers[NV3089_SET_CONTEXT_SURFACE] = 0x313371C3; // CELL_GCM_CONTEXT_SURFACE2D registers[NV406E_SEMAPHORE_OFFSET] = 0x10;
for (auto& tex : fragment_textures) tex.init();
for (auto& tex : vertex_textures) tex.init();
for (auto& vtx : vertex_arrays_info) vtx.reset();
} }
void rsx_state::decode(u32 reg, u32 value) void rsx_state::decode(u32 reg, u32 value)

5
rpcs3/Emu/RSX/rsx_vertex_data.h
View File

@ -51,11 +51,6 @@ public:
{ {
return decode_reg().type(); return decode_reg().type();
} }
void reset()
{
registers[NV4097_SET_VERTEX_DATA_ARRAY_FORMAT + index] = 0x2;
}
}; };
struct push_buffer_vertex_info struct push_buffer_vertex_info