mirror/rpcs3
1
0
Fork 0
mirror of https://github.com/RPCS3/rpcs3.git synced 2024-11-17 08:11:51 +00:00
Code Issues Packages Projects Releases Wiki Activity

Minor fixes

Browse Source
This commit is contained in:
kd-11 2024-08-24 01:19:11 +03:00 committed by kd-11
parent 296c931d55
commit 09ea858dbf
2 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
rpcs3/Emu/CPU/Backends/AArch64/AArch64Common.cpp
View File

@ -73,11 +73,11 @@ namespace aarch64
{ 0x61, 0x22, "armv8.5-a", "M1", "Firestorm" }, { 0x61, 0x22, "armv8.5-a", "M1", "Firestorm" },
{ 0x61, 0x23, "armv8.5-a", "M1", "IceStorm" }, { 0x61, 0x23, "armv8.5-a", "M1", "IceStorm" },
{ 0x61, 0x28, "armv8.5-a", "M1 Max", "Firestorm" }, { 0x61, 0x28, "armv8.5-a", "M1 Max", "Firestorm" },
{ 0x61, 0x28, "armv8.5-a", "M1 Max", "Icestorm" }, { 0x61, 0x29, "armv8.5-a", "M1 Max", "Icestorm" },
{ 0x61, 0x24, "armv8.5-a", "M1 Pro", "Firestorm" }, { 0x61, 0x24, "armv8.5-a", "M1 Pro", "Firestorm" },
{ 0x61, 0x25, "armv8.5-a", "M1 Pro", "Icestorm" }, { 0x61, 0x25, "armv8.5-a", "M1 Pro", "Icestorm" },
{ 0x61, 0x32, "armv8.5-a", "M2", "Avalanche" }, { 0x61, 0x32, "armv8.5-a", "M2", "Avalanche" },
{ 0x61, 0x32, "armv8.5-a", "M2", "Blizzard" }, { 0x61, 0x33, "armv8.5-a", "M2", "Blizzard" },
// QUALCOMM // QUALCOMM
{ 0x51, 0x01, "armv8.5-a", "Snapdragon", "X-Elite" }, { 0x51, 0x01, "armv8.5-a", "Snapdragon", "X-Elite" },
@ -110,10 +110,10 @@ namespace aarch64
} }
// Read main ID register // Read main ID register
static u64 read_MIDR_EL1(u32 cpu_id) static u64 read_MIDR_EL1([[maybe_unused]] u32 cpu_id)
{ {
#if defined(__linux__) #if defined(__linux__)
std::string path = fmt::format("/sys/devices/system/cpu/cpu%u/regs/identification/midr_el1", cpu_id); const std::string path = fmt::format("/sys/devices/system/cpu/cpu%u/regs/identification/midr_el1", cpu_id);
if (!fs::is_file(path)) if (!fs::is_file(path))
{ {
return umax; return umax;

2
rpcs3/Emu/CPU/Backends/AArch64/AArch64Signal.cpp
View File

@ -54,7 +54,7 @@ namespace aarch64
return esr_ctx ? esr_ctx->esr : 0; return esr_ctx ? esr_ctx->esr : 0;
} }
#else #else
u64 _read_ESR_EL1(const ucontext_t* uctx) u64 _read_ESR_EL1(const ucontext_t*)
{ {
// Unimplemented // Unimplemented
return 0; return 0;