MIPS instruction decoder
Go to file
Angie 0c678ab6df remove specific registers from instruction struct
do bitwise operations to access them instead
2022-07-03 08:34:26 -04:00
.github/workflows cibuildwheel (ci/cd) (#1) 2022-06-10 14:50:23 -04:00
include remove specific registers from instruction struct 2022-07-03 08:34:26 -04:00
rabbitizer remove specific registers from instruction struct 2022-07-03 08:34:26 -04:00
src remove specific registers from instruction struct 2022-07-03 08:34:26 -04:00
.gitattributes
.gitignore Starting to workout the disassembly 2022-06-03 20:19:58 -04:00
LICENSE
MANIFEST.in "Proper" InstrId enum 2022-06-09 14:30:39 -04:00
pyproject.toml cibuildwheel (ci/cd) (#1) 2022-06-10 14:50:23 -04:00
README.md Some readme work 2022-06-23 00:29:41 -04:00
setup.cfg should be functional now 2022-06-11 18:35:19 -04:00
setup.py First draft for exposing RegistersTracker to python 2022-06-11 19:43:05 -04:00
test.c Rename RabbitizerInstr to RabbitizerInstruction 2022-06-08 00:30:58 -04:00

rabbitizer

PyPI - Downloads GitHub GitHub release (latest SemVer) PyPI GitHub contributors

A MIPS instruction decoder API.

Currently supports all the CPU instructions for MIPS I, II, III and IV.

Installing

The recommended way to install is using from the PyPi release, via pip:

pip install rabbitizer

In case you want to mess with the latest development version without wanting to clone the repository, then you could use the following command:

pip install git+https://github.com/Decompollaborate/rabbitizer.git@develop

NOTE: Installing the development version is not recommended. Proceed at your own risk.

Features

  • Should produces matching assembly.
  • Fully written in C for fast decoding.
  • Python bindings.
    • The minimal Python version is 3.7, older versions are not guaranteed to work.
  • Includes some minor tools to build your own pointer/symbol detection.
  • Configurable, many features can be turned on and off.
  • MIPS instructions features:
    • Named registers for MIPS VR4300's coprocessors.
    • Support for many pseudoinstructions.
    • Properly handle move to/from coprocessor instructions.
    • Support for numeric, o32, n32 and n64 ABI register names.
  • Some workarounds for some specific compilers/assemblers:
    • SN64:
      • div/divu fix: tweaks a bit the produced div, divu and break instructions.
  • (Experimental) N64 RSP disassembly support.
    • NOTE: This mode has not been tested to even be assemblable.