1
0
mirror of https://github.com/CTCaer/hekate.git synced 2024-11-05 11:27:09 +00:00
hekate/bdk/mem
CTCaer 37de367fef bdk: sdram: deduplicate dram configs
Additionally add info about new hynix chip and correct ids 3 and 5 on T210B01 based Switch.
2022-05-08 04:58:36 +03:00
..
emc.h
heap.c bdk: heap: improvements 2022-02-15 00:22:38 +02:00
heap.h bdk: heap: improvements 2022-02-15 00:22:38 +02:00
mc_t210.h bdk: more atf prep 2022-02-15 00:14:53 +02:00
mc.c bdk: mc: always on ahb arbitration 2022-01-29 01:29:02 +02:00
mc.h bdk: mc: always on ahb arbitration 2022-01-29 01:29:02 +02:00
minerva.c bdk: update l4t hekatf prep functions 2022-03-23 00:58:20 +02:00
minerva.h bdk: update l4t hekatf prep functions 2022-03-23 00:58:20 +02:00
mtc_table.h
sdram_config_t210b01.inl bdk: sdram: deduplicate dram configs 2022-05-08 04:58:36 +03:00
sdram_config.inl bdk: sdram: deduplicate dram configs 2022-05-08 04:58:36 +03:00
sdram_lp0_param_t210.h sc7: Add T210B01 SC7/LP0 (deep sleep) support 2020-06-26 19:00:30 +03:00
sdram_lp0_param_t210b01.h sc7: Add T210B01 SC7/LP0 (deep sleep) support 2020-06-26 19:00:30 +03:00
sdram_lp0.c sdram: fix building for embedded lp0 config 2021-09-17 23:17:56 +03:00
sdram_param_t210.h
sdram_param_t210b01.h
sdram.c bdk: sdram: deduplicate dram configs 2022-05-08 04:58:36 +03:00
sdram.h bdk: sdram: deduplicate dram configs 2022-05-08 04:58:36 +03:00
smmu.c bdk: use size defines where applicable 2021-10-01 15:03:18 +03:00
smmu.h bdk: various functionality independent changes 2022-01-16 01:03:24 +02:00