1
0
mirror of https://github.com/CTCaer/hekate.git synced 2024-11-05 11:27:09 +00:00
hekate/bdk/mem
CTCaer d0a73bdc72 sc7: Add T210B01 SC7/LP0 (deep sleep) support
Note to future self: Almost a month passed and nothing changed, have fun cleaning that in the end...
2020-06-26 19:00:30 +03:00
..
emc.h sdram: Add T210B01 support & new LPDDR4X tables 2020-06-26 18:53:12 +03:00
heap.c
heap.h
mc_t210.h sdram: Add T210B01 support & new LPDDR4X tables 2020-06-26 18:53:12 +03:00
mc.c clk: Refactor CLK devices bits 2020-07-17 16:50:17 +03:00
mc.h
minerva.c minerva: Return failed if module not found inside Nyx 2020-11-15 13:40:13 +02:00
minerva.h
mtc_table.h
sdram_config_lz.inl
sdram_config_t210b01.inl sdram: Add T210B01 support & new LPDDR4X tables 2020-06-26 18:53:12 +03:00
sdram_config.inl sdram: Add T210B01 support & new LPDDR4X tables 2020-06-26 18:53:12 +03:00
sdram_lp0_param_t210.h sc7: Add T210B01 SC7/LP0 (deep sleep) support 2020-06-26 19:00:30 +03:00
sdram_lp0_param_t210b01.h sc7: Add T210B01 SC7/LP0 (deep sleep) support 2020-06-26 19:00:30 +03:00
sdram_lp0.c sc7: Add T210B01 SC7/LP0 (deep sleep) support 2020-06-26 19:00:30 +03:00
sdram_param_t210.h sdram: Add T210B01 support & new LPDDR4X tables 2020-06-26 18:53:12 +03:00
sdram_param_t210b01.h sdram: Add T210B01 support & new LPDDR4X tables 2020-06-26 18:53:12 +03:00
sdram.c sdram: Add T210B01 support & new LPDDR4X tables 2020-06-26 18:53:12 +03:00
sdram.h sdram: Add T210B01 support & new LPDDR4X tables 2020-06-26 18:53:12 +03:00
smmu.c
smmu.h