mirror of
https://github.com/CTCaer/hekate.git
synced 2024-11-05 20:26:52 +00:00
84 lines
2.3 KiB
C
84 lines
2.3 KiB
C
/*
|
|
* Copyright (c) 2018 naehrwert
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms and conditions of the GNU General Public License,
|
|
* version 2, as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#include "../soc/uart.h"
|
|
#include "../soc/t210.h"
|
|
#include "../utils/util.h"
|
|
|
|
/* UART A, B, C, D and E. */
|
|
static const u32 uart_baseoff[5] = { 0, 0x40, 0x200, 0x300, 0x400 };
|
|
|
|
void uart_init(u32 idx, u32 baud)
|
|
{
|
|
uart_t *uart = (uart_t *)(UART_BASE + uart_baseoff[idx]);
|
|
|
|
// Make sure no data is being sent.
|
|
uart_wait_idle(idx, UART_TX_IDLE);
|
|
|
|
// Misc settings.
|
|
u32 rate = (8 * baud + 408000000) / (16 * baud);
|
|
uart->UART_IER_DLAB = 0; // Disable interrupts.
|
|
uart->UART_MCR = 0; // Disable hardware flow control.
|
|
uart->UART_LCR = UART_LCR_DLAB | UART_LCR_WORD_LENGTH_8; // Enable DLAB & set 8n1 mode.
|
|
uart->UART_THR_DLAB = (u8)rate; // Divisor latch LSB.
|
|
uart->UART_IER_DLAB = (u8)(rate >> 8); // Divisor latch MSB.
|
|
uart->UART_LCR = UART_LCR_WORD_LENGTH_8; // Diable DLAB.
|
|
|
|
// Setup and flush fifo.
|
|
uart->UART_IIR_FCR = UART_IIR_FCR_EN_FIFO | UART_IIR_FCR_RX_CLR | UART_IIR_FCR_TX_CLR;
|
|
usleep(3 * ((baud + 999999) / baud));
|
|
uart_wait_idle(idx, UART_TX_IDLE | UART_RX_IDLE);
|
|
}
|
|
|
|
void uart_wait_idle(u32 idx, u32 which)
|
|
{
|
|
uart_t *uart = (uart_t *)(UART_BASE + uart_baseoff[idx]);
|
|
if (UART_TX_IDLE & which)
|
|
{
|
|
while (!(uart->UART_LSR & UART_LSR_TMTY))
|
|
;
|
|
}
|
|
if (UART_RX_IDLE & which)
|
|
{
|
|
while (uart->UART_LSR & UART_LSR_RDR)
|
|
;
|
|
}
|
|
}
|
|
|
|
void uart_send(u32 idx, u8 *buf, u32 len)
|
|
{
|
|
uart_t *uart = (uart_t *)(UART_BASE + uart_baseoff[idx]);
|
|
|
|
for (u32 i = 0; i != len; i++)
|
|
{
|
|
while (!(uart->UART_LSR & UART_LSR_THRE))
|
|
;
|
|
uart->UART_THR_DLAB = buf[i];
|
|
};
|
|
}
|
|
|
|
void uart_recv(u32 idx, u8 *buf, u32 len)
|
|
{
|
|
uart_t *uart = (uart_t *)(UART_BASE + uart_baseoff[idx]);
|
|
|
|
for (u32 i = 0; i != len; i++)
|
|
{
|
|
while (!(uart->UART_LSR & UART_LSR_RDR))
|
|
;
|
|
buf[i] = uart->UART_THR_DLAB;
|
|
};
|
|
}
|