1
0
mirror of https://github.com/CTCaer/hekate.git synced 2025-01-27 15:35:16 +00:00
CTCaer 197ce4c76f bdk: sdmmc: timing changes
- Correct HS102 naming to DDR100
- Fix clock for DDR50 (even if it's unused)
2022-10-11 04:05:12 +03:00
..
2022-10-11 03:51:12 +03:00
2022-07-11 22:10:11 +03:00
2022-10-11 04:05:12 +03:00
2022-10-11 04:05:12 +03:00
2022-07-11 22:10:11 +03:00
2022-07-11 22:10:11 +03:00
2022-01-15 23:58:27 +02:00
2022-01-15 23:58:27 +02:00
2021-04-11 10:30:24 +03:00