1
0
mirror of https://github.com/CTCaer/hekate.git synced 2024-12-26 09:17:21 +00:00
hekate/modules/hekate_libsys_minerva
CTCaer 8ce5d55eb8 mtc: Confine RAM OC completely inside minerva
Enabling OVERCLOCK_FREQ takes care of everything without the need of changing minerva caller.
2021-01-03 14:37:39 +02:00
..
Makefile
mtc_mc_emc_regs.h
mtc_switch_tables.h
mtc_table.h mtc: Refactor various types 2021-01-03 14:33:56 +02:00
mtc.h
README.md
sys_sdrammtc.c mtc: Confine RAM OC completely inside minerva 2021-01-03 14:37:39 +02:00
types.h

Minerva Training Cell

Custom Nvidia Tegra X1 DRAM trainer.

For more, check Here.

Minerva Training Cell (c) 2018 CTCaer.

/* Pain... And suffering. */