mirror/hekate
1
0
Fork 0
mirror of https://github.com/CTCaer/hekate.git synced 2024-11-04 17:27:31 +00:00
Code Issues Projects Releases Wiki Activity

lib: minerva: add 1966 and 2033 MHz in div table

Browse Source
This commit is contained in:
CTCaer 2023-06-08 05:31:15 +03:00
parent 066efda4cd
commit 418f029d11
1 changed files with 7 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
modules/hekate_libsys_minerva/sys_sdrammtc.c
View File

@ -80,13 +80,15 @@ static pllm_clk_config_t pllm_clk_config_table[] =
{38400, 1459200, 76, 2, 0},
{38400, 1600000, 125, 3, 0},
{38400, 1728000, 90, 2, 0}, // Custom. Normalized 1733 MHz.
{38400, 1795200, 187, 4, 0}, // Custom.
{38400, 1795200, 187, 4, 0}, // Custom. Normalized 1800 MHz.
{38400, 1862400, 97, 2, 0}, // JEDEC Standard. (T210 official max).
{38400, 1894400, 148, 3, 0}, // Custom.
{38400, 1932800, 151, 3, 0}, // Custom.
{38400, 1894400, 148, 3, 0}, // Custom. Normalized 1900 MHz.
{38400, 1932800, 151, 3, 0}, // Custom. Normalized 1933 MHz.
{38400, 1958400, 102, 2, 0}, // Custom. Normalized 1966 MHz.
{38400, 1996800, 104, 2, 0}, // Custom. Normalized 2000 MHz.
{38400, 2064000, 215, 4, 0}, // Custom.
{38400, 2099200, 164, 3, 0}, // Custom.
{38400, 2035200, 106, 2, 0}, // Custom. Normalized 2033 MHz.
{38400, 2064000, 215, 4, 0}, // Custom. Normalized 2066 MHz.
{38400, 2099200, 164, 3, 0}, // Custom. Normalized 2100 MHz.
{38400, 2131200, 111, 2, 0}, // JEDEC Standard. (T210B01 official max).
{0, 0, 0, 0, 0}
};