mirror/dolphin
1
0
Fork 0
mirror of https://github.com/dolphin-emu/dolphin.git synced 2025-04-25 12:02:42 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

JitArm64: srawx - Conditionally skip temp reg allocation

Browse Source
This commit is contained in:
Bram Speeckaert 2024-05-04 17:36:10 +02:00
parent 0189692ea3
commit f7c97ae654
1 changed files with 6 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
Source/Core/Core/PowerPC/JitArm64/JitArm64_Integer.cpp
View File

@ -2009,9 +2009,11 @@ void JitArm64::srawx(UGeckoInstruction inst)
} }
else else
{ {
gpr.BindToRegister(a, a == b || a == s); const bool will_read = a == b || a == s;
gpr.BindToRegister(a, will_read);
ARM64Reg WA = gpr.GetReg(); const bool allocate_reg = will_read || js.op->wantsCA;
ARM64Reg WA = allocate_reg ? gpr.GetReg() : gpr.R(a);
LSL(EncodeRegTo64(WA), EncodeRegTo64(gpr.R(s)), 32); LSL(EncodeRegTo64(WA), EncodeRegTo64(gpr.R(s)), 32);
ASRV(EncodeRegTo64(WA), EncodeRegTo64(WA), EncodeRegTo64(gpr.R(b))); ASRV(EncodeRegTo64(WA), EncodeRegTo64(WA), EncodeRegTo64(gpr.R(b)));
@ -2024,7 +2026,8 @@ void JitArm64::srawx(UGeckoInstruction inst)
ComputeCarry(WA); ComputeCarry(WA);
} }
gpr.Unlock(WA); if (allocate_reg)
gpr.Unlock(WA);
} }
if (inst.Rc) if (inst.Rc)