mirror/dolphin
1
0
Fork 0
mirror of https://github.com/dolphin-emu/dolphin.git synced 2025-01-27 06:35:39 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

DSPLLE: LD now doesn't give memory errors, still need to be tested with LDM/N and if it really takes 0x00

Browse Source 
git-svn-id: https://dolphin-emu.googlecode.com/svn/trunk@3870 8ced0084-cf51-0410-be5f-012b33b47a6e
This commit is contained in:
nakeee 2009-07-22 06:28:04 +00:00
parent 93a28c0f5b
commit ef6b00f9b0
1 changed files with 16 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

22
Source/Core/DSPCore/Src/DSPIntExtOps.cpp
View File

@ -357,13 +357,18 @@ void dsp_op_ext_ld(const UDSPInstruction& opc)
u8 dreg1 = (((opc.hex >> 5) & 0x1) << 1) + 0x18; u8 dreg1 = (((opc.hex >> 5) & 0x1) << 1) + 0x18;
u8 dreg2 = (((opc.hex >> 4) & 0x1) << 1) + 0x19; u8 dreg2 = (((opc.hex >> 4) & 0x1) << 1) + 0x19;
u8 sreg = opc.hex & 0x3; u8 sreg = opc.hex & 0x3;
g_dsp.r[dreg1] = dsp_dmem_read(g_dsp.r[sreg]);
g_dsp.r[dreg2] = dsp_dmem_read(g_dsp.r[0x03]); // TODO: test the 0x00 in the else
if (sreg != 0x3) {
g_dsp.r[dreg1] = dsp_dmem_read(g_dsp.r[sreg]);
g_dsp.r[dreg2] = dsp_dmem_read(g_dsp.r[0x03]);
} else {
g_dsp.r[dreg1] = dsp_dmem_read(g_dsp.r[0x00]);
}
if (opc.hex & 0x04) // N if (opc.hex & 0x04) // N
{ {
dsp_increase_addr_reg(sreg, (s16)g_dsp.r[DSP_REG_IX0 + sreg]); dsp_increase_addr_reg(sreg, (s16)g_dsp.r[DSP_REG_IX0 + sreg]);
//g_dsp.r[sreg] += g_dsp.r[sreg + 0x04];
} }
else else
{ {
@ -372,14 +377,19 @@ void dsp_op_ext_ld(const UDSPInstruction& opc)
if (opc.hex & 0x08) // M if (opc.hex & 0x08) // M
{ {
dsp_increase_addr_reg(0x03, (s16)g_dsp.r[DSP_REG_IX0 + 0x03]); // TODO test
// g_dsp.r[0x03] += g_dsp.r[0x07]; if (sreg != 0x3)
dsp_increase_addr_reg(0x03, (s16)g_dsp.r[DSP_REG_IX0 + 0x03]);
else
dsp_increase_addr_reg(0x00, (s16)g_dsp.r[DSP_REG_IX0 + 0x03]);
} }
else else
{ {
// Tested to increase 0x3 only by one // Tested
if (sreg != 0x3) if (sreg != 0x3)
dsp_increment_addr_reg(0x03); dsp_increment_addr_reg(0x03);
else
dsp_increment_addr_reg(0x00);
} }
} }