msp432p401lp-cc256x: init CS->CTL1 to reset value - fixes issues with Ozone/J-Link

This commit is contained in:
Matthias Ringwald 2020-11-15 00:38:24 +01:00
parent ab78f56d7a
commit 142ae15a42

View File

@ -387,8 +387,9 @@ void SystemInit(void)
// DCO = 48 MHz; MCLK = source
CS->KEY = CS_KEY_VAL; // Unlock CS module for register access
CS->CTL0 = CS_CTL0_DCORSEL_5; // Set DCO to 48MHz
CS->CTL1 = (CS->CTL1 & ~(CS_CTL1_SELM_MASK | CS_CTL1_DIVM_MASK)) | CS_CTL1_SELM__DCOCLK;
// Select MCLK as DCO source
// CS->CTL1 = (CS->CTL1 & ~(CS_CTL1_SELM_MASK | CS_CTL1_DIVM_MASK)) | CS_CTL1_SELM__DCOCLK;
// // Select MCLK as DCO source
CS->CTL1 = 0x00000033; // reset value (SMCLK, HSMCLK, MCLK source DCO)
CS->KEY = 0;
// Set Flash Bank read buffering